Source-Synchronous Networks-On-Chip: Circuit and Architectural Interconnect Modeling
- Length: 156 pages
- Edition: 2
- Language: English
- Publisher: Springer
- Publication Date: 2013-11-14
- ISBN-10: 1461494044
- ISBN-13: 9781461494041
- Sales Rank: #12338793 (See Top 100 Books)
This book describes novel methods for network-on-chip (NoC) design, using source-synchronous high-speed resonant clocks. The authors discuss NoCs from the bottom up, providing circuit level details, before providing architectural simulations. As a result, readers will get a complete picture of how a NoC can be designed and optimized. Using the methods described in this book, readers are enabled to design NoCs that are 5X better than existing approaches in terms of latency and throughput and can also sustain a significantly greater amount of traffic.
Donate to keep this site alive
To access the Link, solve the captcha.
1. Disable the AdBlock plugin. Otherwise, you may not get any links.
2. Solve the CAPTCHA.
3. Click download link.
4. Lead to download server to download.