Embedded Memory Design for Multi-Core and Systems on Chip
- Length: 142 pages
- Edition: 2014
- Language: English
- Publisher: Springer
- Publication Date: 2013-10-30
- ISBN-10: 146148880X
- ISBN-13: 9781461488804
- Sales Rank: #9178414 (See Top 100 Books)
This book describes the various tradeoffs systems designers face when designing embedded memory. Readers designing multi-core systems and systems on chip will benefit from the discussion of different topics from memory architecture, array organization, circuit design techniques and design for test. The presentation enables a multi-disciplinary approach to chip design, which bridges the gap between the architecture level and circuit level, in order to address yield, reliability and power-related issues for embedded memory.
Table of Contents
Chapter 1: Introduction
Chapter 2: Cache Architecture and Main Blocks
Chapter 3: Embedded Memory Hierarchy
Chapter 4: SRAM-Based Memory Operation and Yield
Chapter 5: Power and Yield for SRAM Memory
Chapter 6: Leakage Reduction
Chapter 7: Embedded Memory Verification
Chapter 8: Embedded Memory Design Validation and Design For Test
Chapter 9: Emerging Memory Technology Opportunities and Challenges
Donate to keep this site alive
1. Disable the AdBlock plugin. Otherwise, you may not get any links.
2. Solve the CAPTCHA.
3. Click download link.
4. Lead to download server to download.